bestcourses is supported by learners. When you buy through links on our website, we may earn an affiliate commission. Learn more

VSD - Static Timing Analysis - II

VLSI - Analyse your chip timing for free

4 / 5.0
3742 students4 hours 2 minutes

Created by Kunal Ghosh, offered on Udemy

bestcourses score™

Student feedback

6.2/10

To make sure that we score courses properly, we pay a lot of attention to the reviews students leave on courses and how many students are taking a course in the first place. This course has a total of 3742 students which left 557 reviews at an average rating of 4, which is average.

Course length

9/10

We analyze course length to see if courses cover all important aspects of a topic, taking into account how long the course is compared to the category average. This course has a length of 4 hours 2 minutes, which is pretty short. This might not be a bad thing, but we've found that longer courses are often more detailed & comprehensive. The average course length for this entire category is 5 hours 26 minutes.

Overall score

6.5/10

This course currently has a bestcourses score of 6.5/10, which makes it an average course. Overall, there are probably better courses available for this topic on our platform.

Description

In static timing analysis - part 1 course, we introduced you to basic and essential timing checks, like cppr, gba, pba, etc. In this course, we are focusing on application of these concepts on real chip using opensource sta tool called 'Opentimer'. There is an amount of homework needed to make this tool work, but you know what, looking and feeling the power of this opensource tool, you will find the effort is worth taking

Why its worth? Because, you can now analyze your chip at $0 right from your home. Isn't that FREEdom that we have been looking for? In my advanced courses, including this one, the prime focus is on how to analyze complex chips like USB controller or DDR using Opentimer.

Opentimer has been developed by Tsung-Wei Huang and Prof. Martin D. F. Wong in the University of Illinios at Urbana-Champaign (UIUC), IL, USA. It supports important features like PBA, CPPR, block based analysis, and many more. 

I am using this tool in this course for explaining the concepts from STA-part 1 and also for some interface analysis that we will be looking in this course.

So, hope you enjoy learning this course in the same way we enjoyed making them.

Happy Learning !!

What you will learn

  • Students will be able to do a real full chip static timing analysis with $0 spent, as designs and tools used in this course are opensource
  • Students will be able to appreciate power of opensource EDA tools, like Opentimer used in this course, and help in contributing towards the development
  • Students can explore commercial tools with knowledge and concepts from this course, quite easily
  • Manage a entire chip timing signoff

Requirements

  • Static Timing analysis - part 1 course needs to be fully completed to start this course. No exceptions
  • Knowledge of physical design flow and clock tree synthesis will be helpful
Udemy logo
Available on

Udemy

With almost 200,000 courses and close to 50 million students, Udemy is one of the most visited online learning platforms. Popular topics include software development, the digital economy, but also more traditional topics like cooking and music.

Frequently asked questions

  • Price: $94.99
  • Platform: Udemy
  • Language: English
  • 4 hours 2 minutes
VSD - Static Timing Analysis - II thumbnail

bestcourses score: 6.5/10

There might be better courses available for this topic.